A complementary metal oxide semiconductor (CMOS)-compatible WO x based resistive memory has been developed. The WO x memory layer is made from rapid thermal oxidation of W plugs. The device performs excellent electrical properties. The switching speed is extremely fast ($2 ns) and the programming voltage (<1:4 V) is low. For single-level cell (SLC) operation, the device shows a large resistance window, and 10 8 -cycle endurance. For multi-level cell (MLC) operation, it demonstrates 2-bit/cell storage with the endurance up to 10000 times. The rapid thermal oxidation (RTO) WO x resistance random access memory (RRAM) is very promising for both high-density and embedded memory applications.
Introduction
Recently, resistance-based memories have attracted much attention for high-density memory applications because of its simple structure, small cell size, high speed operation, low power consumption, and potential for three dimension (3D) stacking. 1) Many transition metal oxides, such as TiO x , 2,3) MoO x , 4) NiO x , 1,5) CuO x , TaO x , and CoO x , 6) have been investigated. WO x is attractive because it requires only one extra mask with no new equipment or new material needed. 7) Besides, WO x resistance random access memory (RRAM) element is easily fabricated in a self-aligned process by converting a portion of the W plug into WO x . Moreover, the process is compatible to both aluminum and copper back-end-of-line (BEOL) processes. These make the WO x RRAM suitable for both stand-alone memory and embedded applications. In this work, 8) we report a new WO x RRAM formed by rapid thermal oxidation (RTO) of the W plugs. The new device preserves the low voltage and high speed operation of plasma oxidized WO x , but in addition provides tighter resistance distribution and larger resistance window.
Experimental Methods
Figure 1(a) shows the cross sectional transmission electron microscope (TEM) image of a RTO WO x resistive memory cell. The WO x fabrication process, as shown in Fig. 1(b) , follows the conventional back-end-of-line (BEOL) W-plug process. The RTO process converts the top portion of the W plugs into the WO x memory layer. The oxidation step is 60 s in oxygen ambient at 500 C. The temperature ramping rate is 10 C/s, and the cooling rate is 15 C/s. The thickness of WO x under the above RTO condition is about 660 Å . We noticed that the top portion of the adhesion TiN layer is also converted into high resistive TiNO x . Since the initial resistance of the WO x RRAM is around 500 , the much higher parallel resistance of TiNO x has no effect on the WO x switching behaviors.
Results and Discussion
It was reported that the WO x RRAM devices using plasma oxidation WO x require a forming process to reduce the operation voltages. 7) Similarly, the new memory device using RTO WO x also requires a forming process before it exhibits RRAM switching behavior. After applying a forming pulse (3.5 V/50 ns) to the cells, the resistance increases from the initial 500 to several tens of k. The programming voltage then decreases to 1 V, where the device resistance starts to increase from the low resistance state (LRS) to the high resistance state (HRS), as shown in Fig. 2 . The resistance saturates at $60 k when the programming voltage exceeds 1.8 V. The resistance window of the new RTO WO x device is 10Â of the plasma oxidation WO x device, 9) a clear indication of strong dependence of the oxidation process. Figure 3 shows the resistance vs voltage (R-V) curves from the cells with different contact sizes. The contact sizes were measured after contact etching. All the cells received the same forming process before their R-V curves were collected. The cell with a smaller contact shows a lager resistance window while the cell with a larger contact size shows very little resistance change after the programming pulses. From our previous work 7) by plasma oxidation method, there are WO 2 , W 2 O 5 , and WO 3 coexisted. Although the devices in this work are fabricated by RTP method, the film structure might be similar. The resistivity of WO 3 is significant higher than those of WO 2 , and W 2 O 5 . After forming, we believe that a shallow WO 3 rich high resistance layer is formed at the interface of the WO x and the top electrode. The resistance can be given by the equation, R ¼ L=A, where is the resistivity, L is the length, and A is cross-sectional area. Assuming the resistivity and the layer keeps the same; theoretically the resistance is reverse proportional to the cross-sectional area is higher. In Fig. 3 , a resistance after forming is lower when the cross-sectional area is larger. Anyway, some offset is also observed. The micro-structural fluctuation in film thickness and composition may be the reason the offset.
To further test the cell distribution across a wafer, we measured 50 RTO WO x cells at different locations. Figure 4 shows programming voltages required for successful SET and successful RESET operations to the 50 cells. A successful SET operation reduces the cell resistance to below 10 k; a successful RESET raises the resistance to higher than 50 k. The SET operation, which changes the cell from HRS to LRS, uses a pulse of the opposite polarity as the RESET operation. The pulse amplitude must be high enough to bring the device resistance to below 10 k. In Fig. 4 , the tight distributions for both the RESET voltage and the SET voltage imply that the RTO process is quite uniform. Since W Plug and RTO processes are quite mature in CMOS technology, the process control of the new RTO WO x RRAM is much easier than that of the previous WO x devices using plasma oxidation. The voltages for the forming process ( 3:5 V), the RESET operation and SET operation are low (<2 V), the high voltage circuits and the corresponding charge pumping circuits in the conventional Flash memories are not needed. This greatly reduces the process complexity as well as the chip size. The good process control makes the WO x RTO RRAM very interesting for embedded applications as well.
The new RTO WO x devices show excellent cycling endurance when a program verify operation is introduced. The program verify operation gives extra programming pulses when a cell does not pass the verification. This ensures that the cycled devices have consistent resistance window over time. A fixed resistance window (from 10 to 50 k) can be maintained very well even after 10 8 cycles (1.4 V, 50 ns for RESET and À1 V, 50 ns for SET), as shown in Fig. 5(a) . Reducing the RESET pulse amplitude (from 1.4 to 1 V) can improve the endurance by one order of magnitude to 10 9 cycles at the cost of smaller resistance window (from 50 to 20 k) (1 V, 50 ns for RESET and À1 V, 50 ns for SET), as shown in Fig. 5(b) .
In order to examine the high frequency responses of the RTO WO x RRAM devices, a customized high-speed tester 10) is used. The tester is capable of outputting any pulse width and height with the shortest pulse width down to 2 ns. The impedance is carefully matched in order to minimize the reflecting pulses. Figure 6 shows the transient current vs voltage (I-V) characteristics for the RESET operation, and Fig. 7 shows the transient characteristics for the SET operation. The RESET pulse width is only 2 ns and the equivalent current density is about 3:4 Â 10 6 A/cm 2 . After the RESET pulse, the device resistance was raised from 14.97 to 51.99 k, which indicates that the pulse is sufficient for a successful RESET operation. The SET operation is completed by another 2 ns pulse with the opposite polarity. The estimated current density is 3:3 Â 10 6 A/cm 2 . After the SET pulse, the cell resistance decreases from 56.45 to 14.34 k. The very fast operations suggest that the new RTO WO x RRAM has the potential for dynamic random access memory (DRAM)-like applications.
The transient currents for the RESET and the SET operations with respect to different pulse widths (ranging from 2 to 100 ns) are shown in Fig. 8 . The corresponding resistances after the RESET or the SET operation are shown in Fig. 9 . We found that the RESET currents increase slightly as the pulse width increases while the final resistances stay unchanged. On the other hand, the SET current increased by 2Â as the SET pulse width increased from 2 to 100 ns. A longer SET pulse gives a lower SET resistance due to more set power through a cell. Comparing the information included in Figs. 3, 8 , and 9, we can observe that the pulse voltage is a sufficient parameter to control the RESET resistance (Fig. 3) , while the RESET resistance keeps almost the same when the pulse width varies from 2 to 100 ns (Fig. 9) . Increasing the SET pulse width can decrease the SET resistance to about 50% and increase the resistance window. Anyway, the current needed is also almost doubled (Fig. 8) . From Fig. 3 , it is also observed that when the device diameter is scaled down, the resistance window is enhanced, which is beneficial for further scaling.
We have further examined the feasibility of multi-level cell (MLC) operation for the new RTO WO x RRAM since it shows a larger resistance window than its predecessor, Fig. 10 .
Finally, we check the resistance stability against continuous read operations. Figure 11 shows that the cell has good immunity to read disturb for all the four states for 1,000 s if the read voltage is kept 0:5 V. Note that the typical read voltage is only 0.25 V.
Conclusions
Tungsten plugs and RTO are mature IC processes. They enable a new and CMOS-compatible WO x -based RRAM. 
